## UNIVERSITAT POLITÈCNICA DE CATALUNYA

# LOOP PIPELINING WITH RESOURCE AND TIMING CONSTRAINTS

Autor: Fermín Sánchez

October, 1995

#### ACKNOWLEDGMENTS

I would like to thank the members of the Department of Computer Architecture for their support throughout the development of this work. In particular, I would like to thank Jordi Cortadella for his guidance and support throughout my graduate career. His enthusiasm for my early steps in the field gave me the confidence to pursue my own ideas. Besides being my advisor, he has been my best collaborator all these years. I would also like to give special thanks to Rosa M. Badia for her suggestions and comments, which have contributed to the improvement of this work. My gratitude goes also to the rest of the CAD-VLSI group. They have also contributed by their constant encouragement for me to finish this work.

I would like to thank my colleagues in the DAC, especially Anna del Corral, Josep LLosa, Angel Toribio, Mildred Sarmiento, Enric Pastor, Agustín Fernández and Montse Peiron. They have made my years in the University much more pleasant. From among all of them, my deepest gratitude goes to Josep LLosa for the great quantity of discussions that we have maintained in recent years, which have doubtlessly contributed to the enrichment of this work.

I thank Marc Noi for his help with the Farey's series, and Tricia for being my English advisor all these years. I also thank Tomás Lang, David Padua and Mateo Valero for giving me part of their valuable time, listening to my ideas and giving me their suggestions. I am equally grateful to Q. Ning, R. Govindarajan, Eric R. Altman and Guang G. Gao for supplying me the data dependence graphs used for comparisons in superscalar and VLIW processors.

Finally, I am greatly indebted to Ivette, who has always been understanding about my work. I would like especially to thank my brother David and my parents Herminio and Francisca. Their love and support have given me the courage to finish this work. I am privileged to belong to such a wonderful family. This work is dedicated to them.



## CONTENTS

LI	ST C	F FIGURES	xi
LI	ST C	OF TABLES	xviii
LI	ST C	OF ALGORITHMS	xix
PREFACE			xxi
1	IN	TRODUCTION	1
	1.1	Motivation of this work	1
	1.2	High-level synthesis and parallel architectures	2
		1.2.1 High-level synthesis	2
		1.2.2 Superscalar processors	4
		1.2.3 VLIW processors	4
	1.3	Internal representation of loops	6
		1.3.1 Program dependences	6
		1.3.2 Data dependence graph	7
	1.4	Coarse-grained parallelization	9
	1.5	Fine-grained parallelization	11
	1.6	Representation of algorithms in this work	13
	1.7	Summary	13
2	so	FTWARE PIPELINING	15
	2.1	Introduction	15
	2.2	State of the art	16
		2.2.1 Notation and classification	16
		2.2.2 Approaches which do not calculate MII	18
		2.2.3 Approaches which estimate the MII	21
		2.2.4 Approaches which analytically calculate MII	24
		2.2.5 Linear programming approaches	33
		2.2.6 Comparisons among the approaches	34
	2.3	Techniques proposed in this work	35
	2.4	Summary	38

3	$\mathbf{B}\mathbf{A}$	SIC DEFINITIONS AND LOOP TRANSFORMATIONS	39
	3.1	Introduction	39
	3.2	Representation of a loop	40
	3.3	Representation of the architecture	43
		3.3.1 Representation of resources	43
		3.3.2 Representation of instructions	44
		3.3.3 Example of representation of instructions	44
		3.3.4 Example of architecture	46
	3.4	Bounds on loop execution	48
		3.4.1 Resource-constrained MII	48
		3.4.2 Recurrence-constrained MII	49
		3.4.3 Minimum initiation interval and throughput	51
	3.5	Dependence retiming	52
		3.5.1 Dependence retiming transformation	52
	3.6	Loop unrolling	53
		3.6.1 Loop unrolling transformation	53
		3.6.2 II-graphs with integer MII	54
	3.7	Summary and conclusions	56
4	AN	ALYSIS OF DATA DEPENDENCES	57
	4.1	Introduction	57
	4.2	Schedule of a $\pi$ -graph	58
	4.3	Scheduling dependences	60
	4.4	Positive depth and height	62
		4.4.1 Positive path	62
		4.4.2 Maximal positive path, positive depth and height	63
		4.4.3 Example of computing positive depth	64
	4.5	ASAP and ALAP time	64
	4.6	Negative depth	66
		4.6.1 Negative restrictive dependences	66
		4.6.2 Assigning negative depth to nodes	67
		4.6.3 Example	69
	4.7	Summary and conclusions	69
5	$\mathbf{SC}$	HEDULING A П-GRAPH	71
	5.1	Introduction	71
	5.2	Scheduling graph	72
	5.3	Overlapped schedule	72
	5.4	List scheduling overview	73
	5.5	Scheduling priority functions	74
		5.5.1 The 0-mobility of a node	75
		5.5.2 The positive depth of a node	75
		5.5.3 The negative depth of a node	75

			The number of successors (not yet scheduled) of a node in the scheduling graph	79
			The use of resources performed by an instruction	79
			Complexity of selecting a node for scheduling	80
	5.6		ling algorithm	81
	5.7		ary and conclusions	81
6	IJN	BET:	LOOP PIPELINING WITH RESOURCE	
•			RAINTS	83
	6.1	Introdu		83
	6.2		ing the solution space	85
	· · -	_	Γhroughput diagram	85
			Farey's series	87
			Exploring Farey's series in decreasing order of magnitude	88
			Reducing the solution space	91
			Figures of merit	93
	6.3		ng dependences	94
		6.3.1 I	Range for retiming dependences	94
		6.3.2 I	Retiming dependences not belonging to recurrences	95
		6.3.3 H	Retiming dependences belonging to recurrences	96
	6.4	Finding	g a schedule with maximum throughput	98
		6.4.1	Quality of a $\pi$ -graph	98
		6.4.2 H	Finding a schedule in II cycles	99
		6.4.3	General algorithm	102
	6.5	Examp	les	104
		6.5.1 H	Example 1	104
		6.5.2 H	Example 2	105
		6.5.3 H	Example 3	108
	6.6	Experi	mental results	109
		6.6.1 I	High-level synthesis	109
		6.6.2 S	Superscalar and VLIW processors	111
	6.7	Summa	ary and conclusions	112
7	RE	$SIS: \mathbf{R}$	EGISTER OPTIMIZATION	115
	7.1	Introdu	iction	115
		7.1.1 S	Strategy overview	116
	7.2	Previou	us work	116
	7.3	Lower 1	bounds on register pressure and RESIS strategy	120
		7.3.1 V	Variable lifetime	120
		7.3.2 I	Registers required for a dependence	121
			Register pressure	122
		7.3.4 I	Lower bounds on registers	124
	7.4	CDAN	roduction	126

		7.4.1 Introduction	196
		7.4.1 Introduction 7.4.2 Heuristics to select a node to reduce the SPAN	126
		7.4.2 Reduce index transformation	127
			129
		<ul><li>7.4.4 Reducing the number of scheduling dependences</li><li>7.4.5 Reducing local maxima</li></ul>	129
			130
		7.4.6 Scheduling	131
	7.5	7.4.7 SPAN Reduction. Final algorithm Incremental scheduling	132 132
	7.0	7.5.1 Overview	132 $132$
		7.5.2 Selecting an instruction to move	135
		7.5.3 Moving an instruction	136
		7.5.4 Re-scheduling	136
		7.5.5 Swapping	136
		7.5.6 Computational complexity of incremental scheduling	137
	7.6	Experimental Results	137
	1.0	7.6.1 High-level synthesis	138
		7.6.2 Superscalar and VLIW processors	140
	7.7	Summary and conclusions	140
0	mc	T D. LOOD DIDELINING WITH TIMING	
8		LP: LOOP PIPELINING WITH TIMING ONSTRAINTS	1.40
			143
	8.1	Introduction	143
	0.0	8.1.1 Strategy overview	144
	8.2	TCLP Approach	146
		8.2.1 Minimum initiation interval	146
		8.2.2 Absolute lower bound on the set of resources	146
		8.2.3 Increasing the number of resources	147
		8.2.4 Reducing the set of resources	149
		8.2.5 Increasing throughput	150
		8.2.6 Reducing register pressure 8.2.7 TCLP. Execution time	151
	0.0		151
	8.3	Example Experimental Results	152
	8.4 8.5	Summary and conclusions	153 155
	0.0	Junimary and conclusions	100
9		NCLUSIONS AND FUTURE WORK	157
	9.1	Contributions	158
		9.1.1 Software pipelining: retiming and scheduling are separated into independent tasks	158
		9.1.2 Analysis of data dependences and scheduling	158
		9.1.3 Exploration of the solution space	159
		9.1.4 Register reduction	159
		9.1.5 Time-constrained loop pipelining	160
		* * * * · · ·	

Contents

	0.0		1.00
	9.2	Future research	160
		9.2.1 Decreasing the execution time	160
		9.2.2 Span reduction and incremental scheduling at a time	161
		9.2.3 Integer Linear Programming	161
		9.2.4 Extension towards conditional sentences, while-like loops and multiplenested loops	162
	DD		
A		NCHMARK LOOPS	163
	A.1	·	163
		A.1.1 Cytron example	163
		A.1.2 Differential equation	163
		A.1.3 16-Point Digital FIR Filter	164
		A.1.4 Fifth-Order Elliptic Filter	165
		A.1.5 Fast Discrete Cosine Transform Kernel	167
	A.2	Superscalar and VLIW processors	167
В	EX	PERIMENTAL RESULTS FOR UNRET	171
	B.1	High-level synthesis	171
		B.1.1 Cytron example	172
		B.1.2 Differential equation	172
		B.1.3 16-Point Digital FIR Filter	173
		B.1.4 Fifth-Order Elliptic Filter	174
		B.1.5 Fast Discrete Cosine Transform Kernel	174
	B.2	Superscalar and VLIW processors	175
$\mathbf{C}$	$\mathbf{E}\mathbf{X}$	PERIMENTAL RESULTS FOR RESIS	179
	C.1	High-level synthesis	179
	C.2	Superscalar and VLIW processors	185
BE	मान	RENCES	205

# LIST OF FIGURES

Chapt	er 1	
1.1	High-level synthesis system	3
1.2	Execution of instructions in different processors	5
1.3	Execution of instructions in a VLIW processor	6
1.4	Source code for the Livermore Fortran Kernel 3	7
1.5	Inner product compiled into a pseudo-assembly language	8
1.6	DDG of the inner product	8
. 1.7	Model for doacross scheduling	10
Chapt	er 2	
2.1	Software pipelining a loop	16
2.2	Example of $DG$ and schedules for 4 adders	36
$\mathbf{Chapt}$	er 3	
3.1	Representation of a loop by means of a $\pi$ -graph	42
3.2	Equivalent $\pi$ -graphs	43
3.3	Description of an architecture	45
3.4	Description of Cydra 5 Computer	46
3.5	Execution of compiled inner product	47
3.6	Recurrence in a loop	49
3.7	Equivalent $\pi$ -graphs and their schedules	53
3.8	Unrolling a $\pi$ -graph	54
3.9	Scheduling a $\pi$ -graph and a multiple-instanced $\pi$ -graph	55
Chapt	er 4	
4.1	Types of dependences in a schedule	58
4.2	Types of scheduling dependences according to $\delta(u,v)$	61
4.3	Time frame for scheduling of a PSD and an NSD	61
4.4	Length of a positive path	63
4.5	Positive Depth of the nodes in a $\pi$ -graph	65
4.6	NSD that does not constrain the scheduling process	66
4.7	Negative recurrence in a $\pi$ -graph	68
4.8	II-graph with negative recurrences chained	68
4.9	Compute of negative depth	70

Chapte	er 5	
5.1	Reservation table example	73
5.2	List scheduling when the priority function is the negative depth	75
5.3	List scheduling by using dynamic negative depth	78
5.4	List scheduling by using the number of successors	79
5.5	List scheduling by using resource utilization	80
5.6	Scheduling algorithm	81
Chapte	er 6	
6.1	Different schedules of a loop	84
6.2	General overview of UNRET	85
6.3	Representing throughput in a diagram	85
6.4	Solution space for UNRET	86
6.5	Triangles delimited by $MaxII = 9$ and $MaxII = 15$	87
6.6	Representing Farey's series $F_5$ in a diagram	88
6.7	First element of Farey's series to be considered	89
6.8	Reducing solution space	92
6.9	Comparing number of points in $F_C$ and $F_{MaxII}$	93
	$MPP(\pi) \leq II$ does not guarantee a schedule exists	94
	Effect of increase_distance in a $\pi$ -graph	96
	Dependence retiming performed in a recurrence	97
	Quality and scheduling in equivalent $\pi$ -graphs	101
	Flow diagram of UNRET	103
6.15	Schedule for the inner product in 1 cycle	104
	Overlapped execution of inner product	105
	Throughput diagram for example 1	106
6.18	Unrolled $\pi$ -graph for example 2	106
6.19	Schedules for example 1 and 2	107
6.20	Example 3. II-graph and schedule	108
6.21	Example 3. Points to explore	109
Chapte	er 7	
7.1	Flow diagram of RESIS	116
7.2	Register assignment in a superscalar architecture	118
7.3	Variable lifetime for different architectures	120
7.4	Overlapping of variable lifetimes	121
7.5	Register requirements for a dependence	122
7.6	Register assignment and lower bound	123
7.7	Lower bounds on registers	126
7.8	Example of SPAN reduction	127
7.9	Flow diagram of SPAN reduction	128
7.10	Example of incremental scheduling	133

List of	Figures	1 44°.	xiii
7.11	Flow diagram of incremental scheduling.		134
Chapte	r 8		
8.1 8.2 8.3 8.4 8.5	Flow Diagram of TCLP Resource responsible for not finding the schedu Time-frame for scheduling Exploration of the throughput diagram Throughput exploration for FDCT	le	145 148 149 150 152
Appendix A			
A.1 A.2 A.3 A.4 A.5 A.6	Cytron's example and Differential Equation Algorithmic description of the differential equa 16-Point Digital FIR Filter Fifth-Order Elliptic Filter Fast Discrete Cosine Transform Kernel Some examples of DDGs	tion	164 164 165 166 167 169
Appene	lix B		
B.1	Schedule for the differential equation		173
Append	lix C		
C.1	Comparing loop schedules for Spec Spice 10 be	nchmark	195

# LIST OF TABLES

Chapt	er 2	
2.1	Comparison among different software pipelining approaches	36
$\mathbf{Chapt}$	e <b>r</b> 6	
6.1	Cytron's example	110
6.2	Differential Equation	110
6.3	Fast Discrete Cosine Transform	110
6.4	Comparison for an architecture with 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	111
Chapte	er 7	
7.1	Register reduction in a modulo scheduling algorithm for the Cytron example	138
7.2	Register reduction in a modulo scheduling algorithm for the 16-Point Digital FIR Filter	138
7.3	Register reduction in a modulo scheduling algorithm for the Fast Discrete Cosine Transform	138
7.4	Incremental scheduling after modulo scheduling for the Cytron example	139
7.5	Incremental scheduling after modulo scheduling for the 16-Point Digital FIR Filter	139
7.6	Incremental scheduling after modulo scheduling for the Fast Discrete Cosine Transform	140
7.7	Register reduction in a modulo scheduling algorithm by assuming a VLIW processor with 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	141
Chapte	er 8	
8.1	Cytron's example	153
8.2	Differential Equation	154
8.3	Fifth-Order Elliptic Filter with Non-Pipelined Multipliers	154
8.4	Fifth-Order Elliptic Filter with Pipelined Multipliers	154
8.5	Fast Discrete Cosine Transform	154
Appen	${f dix}\;{f A}$	
<b>A</b> .1	Benchmark loops	168

Appen	dix B	
B.1	Cytron's example	172
B.2		172
B.3	16-Point Digital FIR Filter	174
B.4	Fifth-Order Elliptic Filter with Non-Pipelined Multipliers	174
B.5	Fifth-Order Elliptic Filter with Pipelined Multipliers	175
B.6	Fast Discrete Cosine Transform	175
B.7	Results obtained by other approaches for superscalar processors by using an architecture with 1 FU of each type	176
B.8	Results obtained by $UNRET$ for superscalar processors by using an architecture with 1 FU of each type. $MaxII = 15$ for all cases except for (*), in which $MaxII = 50$ .	177
B.9	Comparison for an architecture with 3 FP adders, 2 FP multipliers, 1 FP divisor	
	and 2 load/store units	178
Appen	dix C	
C.1	Lower bounds for the Cytron's example	180
C.2	Lower bounds for the Differential Equation	180
C.3	Lower bounds for the 16-Point Digital FIR Filter	180
C.4	Lower bounds for the Fifth-Order Elliptic Filter with Non-Pipelined Multipliers	180
C.5	Lower bounds for the Fifth-Order Elliptic Filter with Pipelined Multipliers	181
C.6	Lower bounds for the Fast Discrete Cosine Transform	181
C.7	Register requirements for the Cytron's example	182
C.8	Register requirements for the differential Equation	182
C.9	Register requirements for the 16-Point Digital FIR Filter	182
C.10	Register requirements for the Fifth-Order Elliptic Filter with Non-Pipelined Multipliers	182
C.13	Register requirements for the Fifth-Order Elliptic Filter with Pipelined Multipli-	
	ers	183
C.15	Register requirements for the Fast Discrete Cosine Transform	183
C.13	Register reduction in a modulo scheduling algorithm for the Cytron example	183
C.14	4 Register reduction in a modulo scheduling algorithm for the differential equation	184
C.18	5 Register reduction in a modulo scheduling algorithm for the 16-Point Digital FIR Filter	184
C.10	Register reduction in a modulo scheduling algorithm for the Fifth-Order Elliptic Filter with Non-Pipelined Multipliers	184
C.1'	Register reduction in a modulo scheduling algorithm for the Fifth-Order Elliptic Filter with Pipelined Multipliers	184
C.18	Register reduction in a modulo scheduling algorithm for the Fast Discrete Cosine Transform	185
C.19	9 Incremental scheduling after modulo scheduling for the Cytron example	185
	Incremental scheduling after modulo scheduling for the differential equation	185

C.21	Incremental scheduling after modulo scheduling for the 16-Point Digital FIR Filter	186
C.22	Incremental scheduling after modulo scheduling for the Fifth-Order Elliptic Filter with Non-Pipelined Multipliers	186
C.23	Incremental scheduling after modulo scheduling for the Fifth-Order Elliptic Filter with Pipelined Multipliers	186
C.24	Incremental scheduling after modulo scheduling for the Fast Discrete Cosine Transform	186
C.25	Register requirements in $UNRET$ for superscalar processors by using an architecture with 1 FU of each type	187
C.26	Register requirements in <i>UNRET</i> for VLIW processors by using an architecture with 1 FU of each type	188
C.27	Comparison of register requirements for superscalar processors by using 1 FU of each type	189
C.28	Comparison of register requirements for VLIW processors by using 1 FU of each type	190
C.29	Register requirements in <i>UNRET</i> for superscalar processors by using an architecture with 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	191
C.30	Register requirements in <i>UNRET</i> for VLIW processors by using an architecture with 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	192
C.31	Comparison of register requirements for superscalar processors by using 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	193
C.32	Comparison of register requirements for VLIW processors by using 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	194
C.33	Register reduction in a modulo scheduling algorithm by assuming a superscalar processor with 1 FU of each type	196
C.34	Register reduction in a modulo scheduling algorithm by assuming a VLIW processor with 1 FU of each type	197
C.35	Register reduction in a modulo scheduling algorithm by assuming a superscalar processor with 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	198
C.36	Register reduction in a modulo scheduling algorithm by assuming a VLIW processor with 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	199
	Incremental scheduling in a modulo scheduling algorithm by assuming a superscalar processor with 1 FU of each type	200
	Incremental scheduling in a modulo scheduling algorithm by assuming a VLIW processor with 1 FU of each type	201
C.39	Incremental scheduling in a modulo scheduling algorithm by assuming a super- scalar processor with 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	202
C.40	Incremental scheduling in a modulo scheduling algorithm by assuming a VLIW processor with 3 FP adders, 2 FP multipliers, 1 FP divisor and 2 load/store units	203

### LIST OF ALGORITHMS

Chapt	er 3	
3.1	Algorithm to unroll a $\pi$ -graph $m$ times	54
Chapt	er 5	
5.1	List Scheduling Algorithm	74
Chapt	er 6	
6.1	Algorithm to compute a Farey fraction by using the next one	90
6.2	Retiming dependences not belonging to recurrences	95
6.3	Algorithm to find a schedule in a given number of cycles	100
6.4	Optimized retiming_and_scheduling algorithm	102
6.5	UNRET Algorithm	103
Chapt	er 7	
7.1	Function reduce_scheduling_dependences	129
7.2	Function reduce_local_maxima	131
7.3	Function reduce_span	133
7.4	Function incremental_scheduling	135
Chapt	er 8	
8.1	Algorithm to increase the architecture	149
8.2	Algorithm to reduce area cost	150
8.3	Algorithm to find the maximum-throughput schedule	151

#### **PREFACE**

This work presents three algorithms to solve three different problems:

- UNRET is proposed to solve loop pipelining with resource constraints.
- TCLP is proposed to solve loop pipelining with timing constraints.
- RESIS is proposed to reduce the number of registers required by a schedule.

Loop pipelining with resource constraints can be defined as follows: "given a set of resources, finding a pipelined schedule of a loop in the minimum number of cycles". Loop pipelining with timing constraints can be defined as follows: "given a maximum time to execute an iteration of a loop, finding a schedule which requires the minimum set of resources (or the minimum area)". Whilst loop pipelining with timing constraints is a typical problem in the high-level synthesis of VLSI circuits, loop pipelining with resource constraints is present in both the high-level synthesis of VLSI circuits and compilers for parallel architectures.

In parallel architectures, the number of registers available to store partial results (during loop execution) is limited, and it is defined by the architecture. In a VLSI circuit, a register consumes space in the chip. Therefore, it is interesting in both areas to obtain a schedule which requires as few registers as possible.

UNRET and TCLP are related to the extraction of the parallelism of a loop. Chapter 1 introduces different ways to exploit such a parallelism, as well as the subjects on which this work is focused: high-level synthesis of VLSI circuits and compilation techniques for superscalar and VLIW processors.

UNRET and TCLP belong to a family of techniques known as software pipelining. An overview and classification of such techniques is presented in Chapter 2.

In Chapter 3 we define two transformations to exploit the parallelism in a loop: dependence retiming and loop unrolling. Both transformations will be used by UNRET and TCLP. The maximum parallelism available for exploitation in a loop is limited. Chapter 3 also shows how this maximum parallelism can be calculated.

A data dependence exists between two instructions when the result produced by the first one is consumed by the second one. Data dependences impose a partial execution order in the instructions of a loop. According to whether a data dependence does not influence in the scheduling, or it influences the scheduling within an iteration or across consecutive iterations, we classify data dependences into three categories: free scheduling dependences, positive scheduling dependences and negative scheduling dependences. Chapter 4 presents the theory behind this classification.

Chapter 5 describes the scheduling algorithm used by *UNRET* and *TCLP*. The algorithm takes resources into account, as well as multiple-cycle (possibly pipelined) functional units and instructions that have complex execution patterns (they use several functional units during several cycles).

Chapter 6 presents UNRET. UNRET uses dependence retiming and loop unrolling to find a pipelined schedule of the loop. Loop unrolling is in general required to extract the maximum parallelism. Dependence retiming enables us to obtain different (but equivalent) configurations for the same (possibly unrolled) loop. Each configuration is scheduled by using the algorithm presented in Chapter 5, attempting to find a schedule which executes the loop with the maximum parallelism. When no schedule exists for any configuration of the loop, UNRET decides a new target parallelism (and unrolling degree) and explores new configurations.

Once a schedule has been found, the number of required registers is reduced while maintaining the parallelism. In Chapter 7 we propose *RESIS*, an algorithm oriented to such a purpose. *RESIS* works in two phases. First, several configurations of the loop are explored, attempting to reduce the number of different iterations involved in the pipelined schedule. Each configuration is independently scheduled by using the algorithm from Chapter 5. Following this, some instructions are individually rescheduled in order to reduce the register requirements.

Chapter 8 presents TCLP, an algorithm for loop pipelining with timing constraints. TCLP is based on ideas similar to UNRET. The timing constraint is given in the form of a maximum number of cycles to execute each iteration of the loop. TCLP analytically calculates a minimum set of resources (theoretically) required to execute the loop with the given timing constraint. Several configurations of the loop are explored in order to find a schedule by using the calculated set of resources. If no schedule is found, the set of resources is successively increased and new configurations are explored until a schedule is found. Once a schedule fulfilling the given timing constraint has been found, TCLP attempts to optimize several characteristics of the schedule. First of all, TCLP attempts to reduce the set of resources while maintaining the length of the schedule. Following this, it attempts to increase the parallelism of the schedule by exploring different unrolling degrees. Finally, RESIS is used to reduce the number of required registers.

Chapter 9 presents the conclusions of this work, summarizes the main contributions performed and indicates futures areas of work.