

- [B3] B.BOLLOBAS: "Graph Theory. An Introductory Course".
Springer, 1979.
- [BI1] A.T.BANNAI y T.ITO: "On finite Moore graphs".
J.Fac.Sci., Tokyo Univ., 1973, pp. 191-208.
- [BS1] A.BRAUER y J.SHOCKLEY: "On a problem of Frobenius".
J.Reine Angew. Math. 211, 1962, pp. 215-220.
- [D1] N.DEO: "Graph Theory with Applications to Engineering and
Computer Science". Prentice-Hall, 1974.
- [E1] B.ELPAS: "Topological construction on interconnection limited
logic". Switching Theory Logic Des., vol.S-164, Octubre 1964,
pp. 133-147.
- [F1] M.A.FIOL: "Contribución a la Teoría de Grafos Regulares".
P.F.C. Universidad Politécnica de Barcelona, 1979.
- [FYA1] M.A.FIOL, J.L.A.YEBRA y I.ALEGRE: "On the construction of
small-diameter digraphs". Enviado para su publicación al
"Journal of Graph Theory".
- [FVY1] M.A.FIOL, M.VALERO, L.A.YEBRA, Y.LANG y E.SANVICENTE:
"Encaminamientos en sistemas multiprocesadores: topologías
asociadas". 2^o Simposio Español de Informática Repartida.
Santiago de Compostela, 15-18 Sep. 1982.

- [FVY2] M.A.FIOL, M.VALERO, J.L.A.YEBRA, I.ALEGRE y T.LANG:
"Optimization of double-loop structures for local networks".
XIX International Symposium MIMI'82, París, 29 Jun.- 2 Jul.
1982.
- [FYV1] M.A.FIOL, J.L.A.YEBRA, M.VALERO, I.ALEGRE y T.LANG:
"Optimization of double- and multiple-loop structures for
local networks". XX ISMM International Symposium MIMI'82.
Cambridge, U.S.A., 7-9 Julio, 1982.
- [FS1] R.A.FINKEL y M.H.SOLOMON: "Processor interconnection stra-
tegies". IEEE Trans. on Comp., vol.C-29, no.5, Mayo 1980,
pp. 360-371.
- [FS2] R.A.FINKEL y M.H.SOLOMON: "The lens interconnection strategy"
IEEE Trans. on Comp., vol.C-30, no.12, Dic. 1981, pp.960-965.
- [F1] H.FRIEDMAN: "A design for (d,k) graphs"
IEEE Trans. Electron. Comp., vol.EC-15, Abr.1966, pp.253-254.
- [F2] H.FRIEDMAN: "On the impossibility of certain Moore graphs".
J. Combinatorial Theory (B), 1971, pp. 245-252.
- [GKG1] A.GRNAROV, L.KLEINROCK y M.GERLA: "A highly reliable distri-
buted loop network architecture". Proc. 1980 Int. Symp.
Fault-Tolerant Computing Kyoto, Octubre 1980.
- [GS1] J.R.GOODMAN y C.H.SEQUIN: "Hypertree: a multiprocessor
interconnection topology". IEEE Trans. on Comp., vol.C-30,
no.12, Diciembre 1981, pp. 923-933.

- |H1| F.HARARY: "Graph Theory".
Addison-Wesley, Reading, Massachusetts, 1969.
- |HS1| A.J.HOFFMAN y R.R.SINGLETON: "On Moore graphs with diameter 2 and 3". IBM J. Res. Develop. 1960, pp. 497-504.
- |II1| M.IMASE y M.ITOH: "Design to minimize diameter on building-block network". IEEE Trans. on Comp., vol.C-30, no.6, junio 1981, pp. 439-442.
- |K1| I.KORN: "On (d,k) graphs".
IEEE Trans. Electron.Comp., vol.EC-16, Feb. 1967, p.90.
- |L1| S.LANG: "Algebraic Number Theory"
Addison-Wesley, 1970.
- |L2| D.H.LAWRIE: "Access and alignment of data in an array processor". IEEE Trans. on Comp., vol.C-24, no.12, Diciembre 1975, pp. 1145-1155.
- |L3| M.T.LIU: "Distributed Loop Computer Networks"
Advances in Computers, vol. 17, Academic Press, 1978.
- |LV1| T.LANG y M.VALERO: "Reducción de conexiones en organización multibus y arbitrajes asociados". RR 81/07. Fac. d'Informática de Barcelona, 1981.
- |LVF1| T.LANG, M.VALERO y M.A.FIOL: "Reduction of connections for multibus organization". Artc. presentado al IEE-TC para su posible publicación. Nov. 1981.

- |LS1| W.E.LELAND y M.H.SOLOMON: "Dense trivalent graphs for processor interconnection". IEEE Trans. on Comp., vol.C-31, no.3, Marzo 1982, pp. 219-222.
- |NZ1| I.NIVEN y H.S.ZUCKERMAN: "Introducción a la Teoría de los Números". Ed. Limusa-Wiley, México 1969.
- |PV1| F.P.PREPARATA y J.VUILLEMIN: "The cube-connected cycles: a versatile network for parallel computation". Communications of the ACM. vol.24, no.5, Mayo 1981, pp. 300-309.
- |RG1| C.S.RAGHAVENDRA y M.GERLA: "Optimal loop topologies for distributed systems". VII Data Communication Symposium. Mexico City, Octubre 1981.
- |RB1| D.D.RILEY y R.J.BARON: "Design and evaluation of a synchronous triangular interconnection scheme for interprocessor communications". IEEE Trans. on Comp., vol.C-31, no.2, 1982, pp. 110-118.
- |R1| J.ROBERTS: "Hamiltonian persistency is periodic among iterated line digraphs". Theory and Applications of Graphs. Proceedings, Michigan 1976. L.N. in Math., 642. Springer 1978, pp. 491-499.
- |S1| H.D.SHAPIRO: "Theoretical limitations on the efficient use of parallel memories". IEEE Trans. on Comp., vol.C-27, no.5, Mayo 1978, pp. 421-428.

- |SB1| H.SULLIVAN y T.R.BASHKOW: "A large scale, homogeneous, fully distributed parallel machine". Proc. 4th Symp. Comput. Architecture, 1977, pp. 105-124.
- |S2| R.C.SWANSON: "Interconnections for parallel memories to unscramble p-ordered vectors". IEEE Trans. on Comput., vol. C-23, no.11, Nov. 1974, pp. 1105-1115.
- |SMM1| H.J.SIEGEL, R.J.McMILLEN y P.T.MUELLER: "A survey of interconnection methods for reconfigurable parallel processing systems". Proc. Nat. Comput. Conf., vol.48, AFIPS, 1979, pp. 529-542.
- |T1| S.TOUEG: "On the impossibility of directed Moore graphs". J. Combinatorial Theory, por publicar.
- |T2| C.TROPPER: "Local Computer Network Technologies" Edit. Academic Press, 1981.
- |TS1| S.TOUEG y K.STEIGLITZ: "The design of small-diameter network by local search". IEEE Trans. on Comp., vol.C-28, Jul. 1979 pp. 537-542.
- |V1| M.VALERO: "Redes de interconexión en sistemas multiprocesadores: Estudio de las redes multibus y multibus con buses parciales". Memoria presentada para optar a la Cátedra de Arquitectura de Computadores de la Facultad de Informática de la U.P.B. Diciembre 1981.

- |W1| C.K.WONG: "A combinatorial problem related to multimode memory organization". J.Ass. Comput. Mach., vol.21, Julio 1974, pp. 392-402.
- |WLW1| J.WOLF, M.T.LIU, B.WEIDE y D.TSAY: "Design of a distributed fault-tolerant loop network". The 9th Annual Int. Symp. Fault-Tolerant Computing. Madison, Junio 1979.